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Abstract—We propose a parameterized macromodeling
methodology to effectively and accurately carry out dynamic
electrothermal simulations of electronic components and systems,
while taking into account the influence of key design parameters
on the system behavior. In order to improve the accuracy
and to reduce the number of the computationally expensive
thermal simulations needed for the macromodel generation,
a decomposition of the frequency-domain data samples of
the thermal impedance matrix is proposed. The approach is
applied to study the impact of layout variations on the dynamic
electrothermal behavior of a state-of-the-art 8-finger AlGaN/GaN
HEMT grown on a SiC substrate. Simulation results confirm
the high accuracy and computational gain obtained by using
parameterized macromodels instead of a standard method based
on iterative complete numerical analysis.
Keywords—compact thermal modeling, electrothermal simula-
tion, equivalent network, parameterized macromodeling, thermal
feedback, thermal impedance, transient analysis.
I. INTRODUCTION
IN modern electronic components and systems, thermaleffects can heavily affect both reliability and performance
if the thermal design is poorly defined. These effects can be
related to several factors, such as increase in power density
induced by high integration levels, use of insulation schemes
based on silicon dioxide, and adoption of advanced materials
suffering from poor thermal conductivity (e.g., GaAs and
AlGaN). The thermal design can be improved by resorting to
accurate electrothermal (ET) simulations, and several analysis
methods have been considered [1], [2].
Since it is well established that any heat diffusion problem,
once discretized, can be directly interpreted by means of
an equivalent electrical network [3], [4], ET simulations can
be conveniently pursued by properly defining an electrical
equivalent thermal feedback (TF) network. For affordable
system-level ET analyses to be performed within standard
circuit simulation tools, it is highly desirable that such TF
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networks are reduced to minimum complexity for a prescribed
accuracy. This goal can be achieved by following classical
order-reduction techniques. Discretized thermal equations can
be indeed directly reduced in different ways [5], still keeping
the integration of the obtained reduced model to the electrical
equations level.
An interesting approach is based on the identification of
compact thermal models, i.e., models describing the heat
propagation through the component/system at defined regions
of interest by resorting to the thermal impedance matrix [6],
[7]. Following this approach, the thermal problem is first
analyzed with standard 3-D numerical tools, by which data
samples of the thermal step response at prescribed input/output
ports of the system are computed; then, from such data, a TF
network is identified and subsequently used in ET simulations,
with great advantage in terms of affordability. However, a
number of preliminary CPU/memory demanding 3-D thermal
simulations is required (in principle one for each heat source)
exploting numerical solvers based, for example, on the finite
element method (FEM) [6], [7]. Considering that a typical
design process includes activities such as parameters space
exploration and variability analysis, both the mesh generation
and the whole set of simulations must be repeated for several
values of the design parameters (e.g., layout features), which
leads to a very significant computational cost.
Parameterized (also called parametric or scalable) macro-
models can be used to speed up design steps without compro-
mising the reliability and accuracy of the results. These models
accurately and efficiently represent the system behavior at the
input/output ports (e.g., scattering, admittance or impedance
representations) parameterized in terms of the design parame-
ters. A limited amount of computationally expensive numerical
simulations is needed for their generation. Over the years,
different parameterized macromodeling techniques have been
proposed [8]–[13] for a large variety of applications, namely,
high-speed interconnects, microwave filters, and spiral induc-
tors.
This paper, which extends and completes the study reported
in [14], proposes a parameterized macromodeling approach
for effective ET simulations of electronic components and
systems. In particular, the parameterized thermal modeling
introduced in [14] is here improved from the accuracy point
of view, and is synthesized into SPICE-like circuits by which
full ET simulations are carried out for a relevant case study.
This paper is organized as follows. In Section II, we briefly
2recall the definition and properties of compact thermal models
and thermal impedances. In Section III, the problem of the
extraction of a parameterized thermal macromodel is tackled
and solved through the method presented in [12]; in particular,
a separate identification of the static and dynamic part of
thermal impedances is proposed and implemented. In Section
IV, the procedure for the macromodel synthesis into SPICE
circuits is described. In Section V, the proposed approach is
applied to the SPICE-based dynamic ET analysis of a state-
of-the-art multi-finger AlGaN/GaN High-Electron Mobility
Transistor (HEMT) grown on a SiC substrate, and the results
are discussed. Conclusions are then given in Section VI.
II. COMPACT THERMAL MODELING
Integrating thermal modeling into electrical (circuit) simula-
tion is a major issue in the design workflow of any electronic
device and system. A viable approach to perform fully coupled
ET simulations is the so-called compact thermal modeling,
which is based on a procedure articulated into the following
steps:
• the thermal problem is described as an “input-output”
process, where the heat dissipation takes place in some
specific regions (heat sources) and the temperature is
to be modeled only in assigned positions, which are
relevant from an electrical viewpoint (e.g., at the system
terminals);
• after a suitable definition of the regions of interest, a
compact, yet accurate, model of the heat propagation
can obtained with standard multi-port approaches or
alternative numerical-heuristic methods.
A compact thermal model can be graphically represented as in
Fig. 1. The average temperature rises ΔTi induced by the dis-
sipation of the spatially dependent power densities gi(r) (with
integral PDi) can be modeled through an equivalent circuit,
with ΔTi corresponding to voltages and PDi to currents. Such
correspondence is theoretically sound since there is a formal
equivalence between a suitable RC network and (i) any spatial
discretization of the linear Fourier conduction equation, and
(ii) its solution as an eigenvalue problem [3], [4].
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Fig. 1. Schematic representation of the compact thermal model for a problem
with 3 heat sources [3], [4].
Let us denote as MHS the number of heat sources, and
assume a linear thermal problem. As a consequence, the
thermal behavior of the system is completely described by a
MHS×MHS thermal impedance matrix Z, with element Zij(t)
[K/W] defined as the normalized thermal step response, i.e.,
the temperature rise over ambient of the i-th source due to the
application of a power step to the j-th source, normalized by
its amplitude
Zij(t) =
ΔTi(t)
PDj
=
ΔTj(t)
PDi
(1)
Zii(t) elements are referred to as self-heating thermal
impedances, while Zij(t) elements with i = j are denoted
as mutual thermal impedances. It must be remarked that, in
spite of the (unfortunate) nomenclature, the mutual impedance
must be considered as an indicator of the thermal coupling
degree between the heat sources. The steady-state values of
the thermal impedances are referred to as thermal resistances.
Z is usually evaluated with MHS onerous 3-D FEM simu-
lations, in which only one heat source is activated at a time,
according to the previous definitions. Regardless of the specific
tools used, the accuracy requirements and the corresponding
computational cost, this is an “off-line” and “one shot” step in
the design workflow.
Once Z is known, it can be accurately identified with
low-order models through various approaches, thereby leading
to compact thermal models. In particular, we refer here to
standard techinques operating either in the frequency [6] or
the time [7], [15] domain.
III. PARAMETERIZED MACROMODELING TECHNIQUE
When the design space is to be explored in terms of some
parameters, the procedure for the identification of compact
thermal models must be in principle performed for any point in
the parameter space. In particular, if the geometrical features
of the system are varied, a new mesh generation is required,
and the CPU/memory demanding 3-D FEM simulations to
evaluate Z are to be repeated. A drastic reduction in such
effort can be achieved by using the so-called parameterized
macromodeling approach. We discuss here the application of
the technique presented in [12], which generates a param-
eterized macromodel Hmodel(s, g) to accurately represent a
set of multidimensional data samples {(sf , gk),H(sf , gk)},
f = 1, ..., F , k = 1, ...,Ktot which depend on the complex
frequency s = jω and M design variables g = (g(m))Mm=1,
such as layout or substrate features. A parameterized macro-
model in a pole-residue form
Hmodel(s, g) = C0(g) +
N(g)∑
n=1
Cn(g)
s− pn(g) (2)
where N is the number of poles, or in a state-space form
Hmodel(s, g) = C(g) (sI−A(g))−1B(g) +D(g) (3)
is computed. The design space contains all design parameters g
and two design space data grids are used in the modeling pro-
cess, namely, an estimation grid and a validation grid. The es-
timation grid is adopted to build a parameterized macromodel,
while the validation grid is employed to verify its accuracy
in a set of points of the design space previously not used for
the model generation. The method in [12] first identifies a
set of rational univariate macromodels Hmodel(s, gk), which
are called root macromodels, at the estimation design space
3points. Then, the estimation design space grid is divided into
cells using hyperrectangles (regular grids) or simplices (regular
and scattered grids). The validation set points are located at
the center of the cells of the estimation grid. Fig. 2 shows
a possible 2-D estimation and validation set with rectangular
grid cells.
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Fig. 2. Estimation and validation set with rectangular grid cells (normalized
g(1), g(2) are considered).
Once the estimation design space grid is divided into cells,
a local parameterized macromodel is associated to each cell
that is a subdomain of the entire design space. We indicate
a cell region of the design space as Ωi, i = 1, ..., P and the
corresponding vertices as gΩik , k = 1, ..., Q. We note that each
vertex corresponds to a root macromodel Hmodel(s, gΩik ). For
each cell, an optimization procedure is used to find amplitude
and frequency scaling coefficients that make each vertex root
macromodel an accurate approximant of the other cell vertices
values (an error function to be minimized regulates the quality
of this approximation). For each vertex Hmodel(s, gΩik ), a
set of amplitude α1,k(gΩij ), j = 1, . . . , Q and frequency
α2,k(gΩij ), j = 1, . . . , Q scaling real coefficients are calcu-
lated, using the following optimization step:
min
α1,k(g
Ωi
j )
α2,k(g
Ωi
j )
Err(H˜model(s, gΩik ),Hmodel(s, g
Ωi
j ) or H(sf , g
Ωi
j ))
(4)
with
H˜model(s, gΩik ) = α1,k(g
Ωi
j )Hmodel(sα2,k(g
Ωi
j ), g
Ωi
k ) (5)
α1,k(gΩij ) = α2,k(g
Ωi
j ) = 1 if j = k (6)
α1,k(gΩij ) ≥ 0 (7)
α2,k(gΩij ) > 0 (8)
The amplitude and frequency scaling coefficients modify the
response of a vertex root macromodel such that it is able
to accurately approximate the behavior of the system under
study at the other cell vertices gΩij . The reference terms to
be approximated in the optimization step can be the root
macromodel Hmodel(s, gΩij ) or the data samples H(sf , g
Ωi
j )
at the other vertices gΩij . An error function (4) between two
frequency responses has to be minimized by this optimization
step. If the reference term is Hmodel(s, gΩij ), then the number
of samples of s = jω for which the two frequency responses
are compared is not fixed and can be chosen. If the reference
term is H(sf , gΩij ), then the number of samples of s = jω
is fixed since it depends on the available data. This use
of amplitude and frequency scaling coefficients allows each
vertex root macromodel of a specific cell to be able to describe
the behavior of the system under study at the other cell vertices
gΩij . Once all models associated with the design space cells
have been generated, the evaluation of the model representation
(2)-(3) in a generic point in the design space is straightforward.
The design space cell containing this generic point is found and
a double interpolation step is performed to evaluate the model
at that point [12]. A first interpolation step is applied to the
scaling coefficients, which generates scaled root macromodels.
Finally, an interpolation step at the transfer function level is
performed on the scaled root macromodels. Further details
about this macromodeling technique can be found in [12] and
are not repeated here.
In this paper, parameterized macromodels for the thermal
behavior of electronic components and systems are inves-
tigated. The thermal impedance matrix Z is modeled as a
function of frequency and additional design parameters g. A
decomposition of the frequency-domain data samples of Z is
presented to enhance the modeling accuracy and limit the com-
putational cost of the simulations needed for the macromodel
generation. Considering the set of thermal impedance matrices
at the estimation points Z(sf , gk), the corresponding DC value
R(gk) is extracted and the initial impedance data samples are
pre-processed as
Ẑ(sf , gk) = Z(sf , gk) ◦G(gk) (9)
where ◦ denotes the Hadamard product [16] (entrywise product
of two matrices of the same size) and G(gk) is the Hadamard
inverse of R(gk) and therefore each of its entries is
Gij(gk) = (Rij(gk))
−1 (10)
The matrix R is real, symmetric with all positive ele-
ments and positive definite. Two macromodels are generated,
Ẑmodel(s, g) and Rmodel(g) starting from the data samples
Ẑ(sf , gk) andR(gk), respectively.Rmodel(g) does not depend
on frequency and therefore a parameterized macromodel can
be built using standard interpolation/approximation models
(e.g., radial basis functions, polynomials, splines, etc.). Once
both macromodels are generated, the model Zmodel(s, g) rep-
resenting the original thermal impedance data samples can be
expressed as
Zmodel(s, g) = Ẑmodel(s, g) ◦Rmodel(g) (11)
Considering a pole-residue form for Ẑmodel(s, g)
Ẑmodel(s, g) = C0(g) +
N(g)∑
n=1
Cn(g)
s− pn(g) (12)
4then (11) can be written as
Zmodel(s, g) =
= C0(g) ◦Rmodel(g) +
N(g)∑
n=1
Cn(g) ◦Rmodel(g)
s− pn(g) (13)
It is worth remarking that this data decomposition is important
for two main reasons:
• it allows enhancing the accuracy of the macromodel;
• it allows extracting the DC information of the ther-
mal impedance matrix and modeling it separately. The
computational resources needed to evaluate the data
samples of the frequency-dependent thermal response
Z(sf , gk) (dynamic thermal simulations) are much more
significant than in the case of the computation of only the
related DC value R(gk) (steady-state thermal simula-
tions). The sampling in the design space to get dynamic
and steady-state thermal response data samples can be
decoupled, which helps reduce the overall computational
cost to build a parameterized macromodel.
IV. STUDY WORKFLOW AND PROCEDURE FOR DYNAMIC
ELECTROTHERMAL SIMULATIONS
The workflow for the extraction of the parameterized macro-
model can be described as follows:
• The parameterized macromodel extraction requires to
perform numerical simulations of the 3-D structure for
a few sets of design parameters. First, the thermal
impedance matrices corresponding to the estimation and
the validation points are computed through 3-D FEM
transient simulation with logarithmically spaced time
samples so as to capture the full evolution of the heat
conduction.
• The full time-constant spectrum of the thermal
impedances is achieved through the network identifica-
tion by deconvolution approach [6], [17], [18]; the time-
domain data are thus converted into frequency-domain
data.
• The frequency-domain data are identified using the
Vector Fitting [19], [20], by which reduced-order root
macromodels with around 20 poles are derived for each
grid node.
• The parameterized macromodel is then obtained as out-
lined in Section III. It allows determining the thermal
impedance matrix for any point in the design space so as
to prevent (i) generating a new mesh and (ii) simulating
a new matrix for any layout variation.
• Each thermal impedance matrix corresponding to a point
in the design space can be synthesized by resorting to the
thermal equivalent of the Ohm’s law: the temperatures
and dissipated powers are represented as voltages and
currents, respectively. As a result, a SPICE-like circuit
in a netlist form is obtained, which allows describing the
power-temperature feedback, and is therefore designated
as TF block (TFB). Different topologies can be gener-
ated, such as the multi-port Foster scheme [4], [21] and
the standard Foster network [7], [22], the latter being
employed in this work.
The TFB, besides enabling purely thermal analyses with
arbitrary power profiles that would be unviable with pure
FEM, can be also used to perform extremely effective ET
simulations, as schematically depicted in Fig. 3 [6], [7]:
• The electronic active components are implemented by
means of the following procedure: the standard device is
replaced by a subcircuit equipped with the conventional
electrodes and two additional terminals, namely, an
input node fed with the temperature rise above ambient,
and an output node providing the dissipated power.
The subcircuit is composed by (i) a standard device
component as a main element, as well as (ii) resistances,
and supplementary linear/nonlinear controlled sources to
include specific physical mechanisms and to allow the
variation of the temperature-sensitive parameters during
the simulation run.
• The electrical macromodels are connected to the TFB
in order to account for the power-temperature feedback:
the temperature rise provided to each electrical device
is determined at any time instant from the powers
dissipated by all the active components, i.e., the heat
sources in the thermal model.
• As a result, the dynamic ET behavior of the electronic
system is represented by a merely electrical network that
can be solved by a commercial circuit simulator with
little requirement in terms of CPU time and memory
storage, as well as reduced possibility of convergence
problems.
• It is worth noting that the considered parameterized
macromodeling technique is, in its current form, only
applicable to structures described by a linear thermal
model. As a consequence, nonlinear thermal effects
cannot be taken into account. It is in principle possible
to provide an a-posteriori correction by applying the
Kirchhoff transformation [23] to the linear temperatures
calculated by the TFB. However, this might lead to
inaccurate results if exploited for dynamic simulations
[24] or even for steady-state analyses in structures com-
posed of multiple layers with a different temperature
dependence of the thermal conductivity [25], [26].
The aforementioned approach is suited to perform fast and
effective dynamic ET analyses of electronic systems, circuits,
and multicellular / multifinger devices, as described for a case
study in the following Section.
V. CASE STUDY
HEMTs are unipolar field-effect devices where the current
conduction is due to a 2-D electron gas flowing through a
low-resistivity thin undoped layer (also referred to as channel)
located at the junction between two materials with different
bandgaps. In this layer, high mobility is reached since the
carriers are not subject to collisions with doping impurities
and with the Si/SiO2 lattice discontinuity like in conventional
Si transistors. In addition, HEMTs enjoy outstanding properties
like high breakdown field and high saturation drift velocity. All
these benefits make such devices attractive for a large variety
of high-frequency applications where high gain and low noise
are required, like radars operating in extreme environments,
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Fig. 3. Schematic representation of the strategy to perform an ET analysis
in a circuit simulation tool.
microwave communications, and radio astronomy [27]. In
particular, GaN HEMTs offer the highest output power and are
considered the most appealing devices for microwave power
amplifiers [28]–[32]. However, these transistors suffer from ET
effects induced by the fast designer-induced growth in current
(and power) density related to the higher signal bandwidth
requirements for modern communications. The resulting raise
in channel temperature reduces the low-field electron mobility,
increases the source resistance, and lowers the saturation
drift velocity, thereby entailing a distortion in the output
characteristics, i.e., a decrease in the drain current for a given
bias condition [33]–[37]. Such effects can be exacerbated in
multifinger devices with an improperly-designed layout due to
the thermal interactions between individual transistors.
Here we show that the approach presented in the previous
Sections can be successfully used to perform a fast, yet
accurate, dynamic ET analysis devised to improve the thermal
ruggedness of multifinger and multicellular devices. In partic-
ular, we have examined the ET behavior of an 8-finger (i.e.,
8-gate) AlGaN/GaN HEMT grown on a 70-μm-thick 6H-SiC
layer [38] as a function of the key layout parameters, namely,
finger width W and center-to-center spacing (also denoted as
pitch) LGG between fingers, as depicted in Fig. 4.
W
LGG
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Fig. 4. Schematic top-view representation of the HEMT layout illustrating
the gate fingers, the gate width W and pitch LGG.
The device features a 0.4 μm gate length and a source-to-
drain channel (i.e., the hetero-interface between the 25 nm-
thick AlGaN and the 2 μm-thick GaN layers) amounting to
4 μm, and it was grown on a 7 × 5 mm2 70-μm-thick 6H-
SiC layer. The thermal conductivities of the main materials,
namely, SiC, GaN and AlGaN were set to 370, 130 and
50 W/mK. Further details on the thermal, geometrical and
technological parameters can be found in [37].
The required numerical simulations were supported by an
in-house code that allows automatically drawing the 3-D
transistor structure and building the mesh of the device within
the environment of the commercial FEM software package
Comsol [39]. In such thermal model each channel is associated
to a thin heat source. In our analysis, W is varied in the range
75 μm to 150 μm, while LGG spans from 15 μm to 45 μm.1
It will be shown that W mainly influences the self-heating
thermal impedances, whereas LGG mainly impacts the mutual
impedances between fingers. Fig. 5 illustrates a portion of the
Comsol grid corresponding to the device under test for W=75
μm and LGG=30 μm. The heat sources were placed in the
portion of the channel corresponding to the projections of the
gates. It can be inferred that the mesh was properly refined
within the regions playing a major role from the thermal
viewpoint thanks to the advanced features available in the
latest Comsol releases. The number of elements (tetrahedra)
is almost layout-independent, and amounts to about 2.5×105.
The evaluation of the dynamic temperature field within the
whole structure due to the activation of a single heat source
required about 3 hours on a workstation equipped with 2 hexa-
core Intel Xeon E7450 CPUs and 100 GB RAM. Exploiting the
structure symmetry, only 4 transient simulations were needed
to compute the thermal impedance matrix for a given layout
configuration, which led to a total of about 12 hours. The
dynamic estimation grid comprises the following 9 estimation
points: (W, LGG)=(75, 15), (75, 30), (75, 45), (112.5, 15),
(112.5, 30), (112.5, 45), (150, 15), (150, 30), (150, 45) μm.
In order to improve the overall fitting accuracy, much less
computationally-demanding steady-state thermal simulations
were performed for 12 additional points: (W, LGG)=(75, 22.5)
(75, 37.5), (93.75, 15), (93.75, 30), (93.75, 45), (112.5, 22.5),
(112.5, 37.5), (131.25, 15), (131.25, 30), (131.25, 45), (150,
22.5), (150, 37.5) μm, only 20 minutes being required for
each point. The 4 validation points needed to assess the model
accuracy over design space points not used for its generation,
are (W, LGG)=(93.75, 22.5), (93.75, 37.5), (131.25, 22.5),
(131.25, 37.5) μm.
Fig. 5. Comsol mesh for the multi-gate HEMT under test with W=75 µm
and LGG=30 µm.
Once the parameterized macromodel has been extracted,
the CPU time needed to perform a time-domain simulation
of the thermal impedance matrix for assigned geometrical
parameters is only 0.22 s on a normal PC equipped with an
Intel Core2 Extreme CPU Q9300 2.53GHz and 8 GB RAM,
1It is worth noting that a variation in W modifies also the current handling
capability of the whole device, which is instead independent of LGG.
6with a significant gain compared to the time/memory required
by a conventional approach.
In order to fully characterize the accuracy of the proposed
approach, the following errors were suitably defined:
• relative error exluding the thermal impedance for short
times which is less relevant for ET simulations
Errrel(Zij) = max
t
[
100 ·
∣∣∣∣Zij(t)− Zij,model(t)Zij(t)
∣∣∣∣
]
(14)
for t ≥ t∗,Zij(t∗) = 0.3Rij
• normalized relative error with respect to the steady-state
values
Errnorm(Zij) = max
t
[
100 ·
∣∣∣∣Zij(t)− Zij,model(t)Zij(t)
∣∣∣∣
]
· Rij
Rmax
(15)
for t ≥ t∗,Zij(t∗) = 0.3Rij , Rmax = max
ij
(Rij)
• steady-state relative and normalized relative errors: equa-
tions (15) and (14), respectively, for t → ∞
Fig. 6 depicts the comparison between the FEM data and
the macromodel output at the estimation points (a) for the
self-heating term Z11(t) at LGG=30 μm and W=75, 112.5,
150 μm, and (b) for the mutual impedances Z12(t) and Z13(t) at
W=112.5 μm and LGG=15, 30, 45 μm. Fig. 7 shows a similar
comparison for the validation points, depicting (a) Z11(t) at
LGG=22.5 μm and W=93.75, 131.25 μm, and (b) Z12(t) and
Z13(t) at W=131.25 μm and LGG=22.5, 37.5 μm. In spite of
the coarseness of the estimation grid, the macromodel exhibits
a good agreement with the input data, and the maximum
values of the previously defined errors at all validation points
are reported in Table I. The corresponding errors at the
estimation points assume lower values than in Table I, which is
expected since the estimation points are used to generate the
parameterized macromodel. Thanks to the additional steady-
state estimation points, an overall accuracy improvement was
achieved with respect to the authors’ previous work [14]. The
parameterized macromodel output is illustrated in Fig. 8, which
shows the dependence of Z11(t) upon W for LGG=30 μm, and
of Z12(t) upon LGG for W=112.5 μm.
The dynamic ET simulations of the device under test were
performed through the popular tool PSPICE [40] by exploiting
the strategy described in Section IV:
• each finger was described through a subcircuit imple-
menting the model proposed in [41], which is conceived
to ensure a good accuracy over a wide range of chan-
nel temperatures, if a proper parameter optimization is
carried out;
• the TFB – generated for each layout configuration –
was connected to the electrical schematic corresponding
to the 8-finger device, each finger being represented
TABLE I. PARAMETERIZED MACROMODEL VALIDATION ERRORS
Error definition Value
Relative error (14) 10.8%
Normalized relative error (15) 2.75%
Steady-state relative error 10.4%
Steady-state normalied relative error 0.29%
Fig. 6. Comparison between 3-D FEM (dotted lines) and macromodel results
(solid) at the estimation points: (a) self-heating thermal impedance Z11(t) for
transistors with LGG=30 µm and W=75, 112.5, 150 µm; (b) mutual thermal
impedances Z12(t) and Z13(t) for transistors with W=112.5 µm and LGG=15,
30, 45 µm.
by the aforementioned subcircuit. The number of RC
cells for the equivalent Foster networks of the TBF was
varying between 11 and 15 for the self-heating thermal
impedances, while between 2 and 6 for the mutual
thermal impedances.
The device was biased by applying VGS=0V and a 200 kHz
VDS=30V pulse train with a 20% duty cycle. Simulations
were very fast (a CPU time amounting to a few seconds was
needed to analyze the device behavior over a time range of
hundreds of μs) and no convergence issues were encountered
in spite of the sharp edges of the pulses. Fig. 9 reports
the temperature rise of the hottest finger for various layout
configurations by keeping constant (a) the gate width W, and
(b) the pitch LGG. Results can be summarized as follows. The
temperature peak becomes lower with increasing LGG (Fig. 9a)
since the thermal coupling between gate fingers decreases. A
less intuitive behavior is obtained by increasing W (Fig. 9b):
the higher current handling capability due to the larger finger
area is effectively counteracted by the reduction in self-heating
thermal impedances, and only a marginal temperature growth
is observed.
VI. CONCLUSIONS
This paper presents a parameterized macromodeling strategy
conceived and developed for a fast prediction of the influence
of design features on the dynamic electrothermal behavior of
7Fig. 7. Comparison between 3-D FEM (dotted lines) and macromodel results
(solid) at the validation points: (a) self-heating thermal impedance Z11(t)
for transistors with LGG=22.5 µm and W=93.75, 131.25 µm; (b) mutual
thermal impedances Z12(t) and Z13(t) for transistors with W=131.25 µm and
LGG=22.5, 37.5 µm.
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Fig. 8. Parameterized macromodel output for (a) self-heating thermal
impedance Z11(t) as a function of time and W, and (b) mutual thermal
impedance Z12(t) as a function of time and LGG.
Fig. 9. ET simulation of a 8-finger HEMT biased with VGS=0V and a
200 kHz VDS=30V pulse train with a 20% duty cycle: temperature rise over
ambient for the hottest finger at various layout configurations (a) at fixed W,
and (b) at fixed LGG.
electronic components and systems with multiple heat sources.
A decomposition of the frequency-domain data samples of the
thermal impedance helps to achieve a high model accuracy
with a limited number of computationally expensive thermal
simulations. The approach has been adopted to perform elec-
trothermal simulations of an 8-finger AlGaN/GaN while taking
into account the effects of key layout parameters, namely the
gate width and gate-to-gate pitch, on the electrothermal behav-
ior. The pre-processing 3-D FEM analysis has been carried
out over an estimation grid including 9 points for dynamic
and 12 points for steady-state simulations, respectively. It has
been found that the resulting macromodel allows evaluating
the transistor impedance matrix in much less than 1 s, while
several hours are required when exploiting conventional FEM
simulations. Moreover, a good accuracy was achieved over
the 4 validation points, the normalized relative error being
lower than 2.75%. This study witnesses that the proposed
macromodeling strategy can successfully support the design
workflow of electronic components and systems in order to
face and solve various design tasks with great time saving.
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